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Abstract: The objective of this project is to identify different types of harmonic circuits, such as complete 
and complete circuits, multiplexing and multiplexing, and comparison using a reverse decoding circuit at 
the lowest quantitative cost. The reverse decoder is designed with unique inputs at the lowest possible 
cost. There are many reversible logic gates such as Friedkin Gate, Feynman Gate, Double Feynman Gate, 
Perez Gate, Cinnamon Gate and others. The gateway must continue to move forward and data sources in 
reverse can also be recovered from returns. At the point where the device meets these two conditions, the 
second law of thermodynamic elements ensures that heat does not spread. The fans cannot go out and 
recharge backwards. Reverse logic applications have applications in various fields, including quantum 
computing, optical computing, nanotechnology, computer graphics, VLSI technology, etc. In addition, a 
proportional examination of waste return, quantitative cost, and input quantities is provided. The circuit 
was implemented and recreated using Xilinx programming. 
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INTRODUCTION 
From now on, the spread of general influence is 
dominated by the misfortunes of vitalism due to 
irreversibility; however this may change if the 
spread of influence advances. Specifically, the 
possibility of reflection is fundamental for 
nanotechnologies, since the exchange of 
instruments at a profit is difficult to manufacture 
[1]. Finally, reversible circuits can be seen as a 
unique example of quantum circuits because the 
quantum progression must be reversible. Existing 
reversible (non-quantum) inputs obey the same 
"circuit rules" regardless of whether they operate 
on conventional bits or quantum states. The truth is 
that popular integral gate libraries for quantitative 
computation often contain subsets of extensive 
input libraries for traditional reversible 
computations. While the acceleration processes that 
make the quantum form attractive are not 
accessible without absolute quantum gates, the 
logical fusion of established inverse circuits is an 
initial move toward a set of quantum circuits. 
Furthermore, quantitative exchange and crypto 
accounts often have no conventional partners 
because they track quantum states, regardless of 
whether their activity in a particular computational 
hypothesis is related to inverse capabilities fixed to 
bit strings. Tofofee demonstrated that the NCT 
input library is common for collecting reverse logic 
circuits. It is too late to show that all changes can 
be combined even without short storage lines, and 
that individual stages require additional line 
selection [2]. Finding the ideal circuit for each of 
the three-piece reversible capacities can be found in 
a few minutes through one-time programming. This 
calculation also mixes perfect four-bit circuits with 
a reasonable speed, but does not expand much. The 
most versatile useful fusion calculations tend to 
feature problematic circuits of even three bits, 
suggesting an iterative simplification in light of 
close searching. In the event that self-assertion 
signals are not allowed in the information sources, 
a vital condition for reversing the trend is that the 
gate contains a similar number of information and 
performance cables [3]. If you have information 
and performance cables, 
It is then known as the k × k input, or k wire gate. 
We will think of the mth input cable and the mth 
output cable as really similar cables. Several entries 
that met these requirements were reviewed in 
writing. We will consider a specific group 
characterized by Tofoli. 
RELATED STUDY 
In plan electronic robotics, logic circuits are 
generally referred to as graphics or super graphics. 
However, the special and natural condition required 
for reversible circuits encourages display-based 
imaging (coding) that are less useful and also more 
useful. In the representation of ordinary circles, all 
associations are between the singular 
Doors are specified and each entry stores its 
occurrence files. Whatever the case, in a reverse 
circuit, one can completely disconnect some wires 
Through the circuit. In our reversible circuit 
coding, these coils are kept in individual inputs, 
and the gates are placed further in a gallery in a 
discretely chosen topological order. Overlaying this 
display is a repeating convergent information 
structure (graph) that allows looking at the 
neighbors of a particular door. this is Reliable 
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photography It is also useful because each band of 
the block talks to a large subcircuit [4]. Anyway, 
only one of every legitimate stranger. The 
subcircuit is spoken across the range. Specifically, 
any array for inputs on a circuit that is enemy of the 
chain (relative to a partial order) will be requested, 
obfuscating how any subset is a legitimate 
subcircuit [5]. On the right, we see comparatively 
that three C gates can be used to replace the S input 
that appears in the center circle. As long as physical 
use is allowed, the S gate itself can be replaced by a 
wire swap. This, however, is inconceivable in some 
types of quantum calculations. Figure 4 shows us 
along this line that the C and S inputs in the CNTS 
gate library can be ejected without loss of 
computational power. Anyway, we will use the 
CNTS gate library together to reduce the input 
numbers and speed up the mixing process. This is 
pushed through Figure 4, which shows the 
replacement of four inputs with a single gate at C, 
and thus up to 12 gates with a single gate at S. 
Many physical uses have been recommended for 
quantum circuits, a despite the fact that no 
currently realistic quantum computer appears to 
have been built [6]. The images of the quantum 
state include the polarization of a photon and the 
rotation of an electron. These states are sensitive 
and error-prone due to their nanoscale 
measurements, extremely low vitality levels, and a 
tendency to come into contact with the Earth 
(decoherence). Therefore, elaborate proof 
techniques and blame techniques are naturally 
essential. For the effective implementation of 
quantum circuits. Due to the multifaceted quality of 
its normal and broken modes of behaviour, the test 
problems presented by the quantum public 
The circuits are well tested. 
AN OVERVIEW OF PROPOSED SYSTEM 
The design of combined and series circuits has 
been investigated. Different proposals are given for 
the harmonic circuit plan such as additives, 
subtractions, multipliers, decoders, etc. In current 
technology, the manufacturer has provided a new 
4x16 decoder scheme whose cost of quantity is not 
as much as the old one. The fredkin inputs are used 
to identify the reversible gates of the 2x4 decoder, 
such as the peres input and the TR input, and not 
the CNOT gate and gate as shown in the figure. 
The entire plan is completed with Fredkin, CNOT, 
and Peres inputs that provide better quality control 
compared to other reverse logic gates. The number 
of gates required for the 4x16 decoder layout is 18 
as there are 12 unique inputs, one input each, one 
TR gate, one gate not a gate, and 3 CNOT inputs. 
Gives the total of all quantitative expenses per 
input plus the quantitative cost of the 4x16 decoder. 
 
Fig.3.1. Circuit diagram of Reversible 4×16 
decoder. 
 
Fig.3.2. Simulation Results for reversible 
decoder4x16. 
 
Fig.3.3. Simulation Results for reversible adder 
CONCLUSION 
Reversible gates can be used to reduce perfusion 
restrictions, waste production, and quantitative 
cost. Various harmonic circuits like full adder, full 
subtraction, comparator and multiplexers can be 
built using an inverse decoder with better 
performance. 
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